Quantum computing is one of the most promising emerging technologies of the future. Reversible circuits are an important class of Quantum circuits. In this paper, we investigate the problem of optimally synthesizing fourqubit reversible circuits. We present an enhanced bidirectional synthesis approach. Due to the superexponential increase on the memory requirement, all the existing methods can only perform four steps for the CNP (Control-Not gate, NOT gate, and Peres gate) library. Our novel method can achieve 12 steps. As a result, we augment the number of circuits that can be optimally synthesized by over 5*10 6 times. Moreover, our approach is faster than the existing approaches by orders of magnitude.
INTRODUCTION
Quantum computing is one of the most promising emerging technologies in future. Reversible circuits are an important class of Quantum circuits. There has been recently some research effort on synthesis of reversible circuits [1] [2] [3] [4] [5] [6] . Exact minimal results were given only for 3-qubit circuits. There are no exact results on 4-qubit circuits and all published results for more than 3-qubit circuits are only heuristics with no evaluation of distance from the minimal solution. Moreover, even these heuristic results are usually slow since they depend on algorithms such as evolutionary or simulated annealing. It has been known that any 3-bit reversible gate can be synthesized using the CNT gate library [1] . In [14] , an optimal approach was proposed for synthesizing 3-bit reversible gates with an average of 5.63 gates. In [2] , a synthesis method of optimal circuits was proposed.
Group theory has been demonstrated as a powerful tool for analysis in many applications. GAP [11] is a mathematical analysis package for group theory applications. It is composed of a set of efficient and fast algorithms for manipulating set and group operations. It was used to prove the universality of some given sets of reversible gates [8, 13] . Recently, more and more works on using group theory for reversible logic synthesis are being proposed [2, 3, 8, 13, 14, 15] .
In this paper, we investigate the problem of optimally synthesizing four-qubit reversible circuits. We present an enhanced bi-directional synthesis approach. Due to the super-exponential increase on the memory requirement, all the existing methods can only perform four steps for the CNP library [15] . Our novel method outperforms them being able to execute 12 steps. It is also orders of magnitude faster than the existing approaches. The number of circuits that can be optimally synthesized has increased over 5*10 6 times. The promising experimental results prove the effectiveness of our approach. 
BACKGROUND
. We add one due to the following two reasons. First, in most of the permutation group books, M begins from one, instead of zero. Second, in GAP, M also begins from one, instead of zero. Therefore, we have the following relation: Definition 3: w_library is the set of w×w reversible gates which are used to synthesize w×w reversible gates, denoted as w_L, or simply as L. What a w×w reversible circuit g can be synthesized by L means that there are some gates in L such that g is the product of these gates. We use T(L) to denote a set of all w×w reversible circuits that can be synthesized using gates from library L.
Definition 4: A minimum length l(a) of any element a in T(L) means that there exist l(a) gates in L (the gates can be of the same type) such that a is a cascade of these l(a) gates, and there does not exist k gates in L such that k < l(a) and a is a cascading of these k gates.
ALGORITHM
In this section, we will answer these questions: Given a library L and an arbitrary reversible gate g, can g be synthesized by using gates from L? If yes, how to synthesize g with minimal length in limited memory space?
When we use breadth-first search algorithms [15] to deal with 4-qubit reversible problems, the memory becomes quickly exhausted. In our computer, the breadthfirst search algorithm can only go 4 steps (the depth of search with corresponds to the length of the reversible cascade) when we use library CNP (Control-Not gate, NOT gate, and Peres gate), and only about 1 million 4-qubit reversible functions can be realized (see Table 5 in section 4). The breadth-first search method is a forward search from identity until the specification, the given reversible circuit g is found. Now we propose a bi-directional search method: a forward search from identity and a backward search from the specification g. The idea is to compute the inverse of the library L, L -1 = {a|a -1 ∈L}. Set s is the maximum number of steps which a computer can go when using breadth-first search method in the computer. Compute the forward sets Af(1) = L, …, Af(s) = Af(s-1)*L, and the backward sets Ab (1) 
the minimum number of steps of g is 2j. If Af(j)∩Ab(j) = φ, but Af(j+1)∩Ab(j) ≠ φ, then the minimum number of steps of g is 2j+1. In the bi-directional search approach, the needed memory is only doubled, but the steps are doubled as well, up to 2*s. The number of the reversible circuits which can be constructed by library L is dramatically increased with the number of steps. The bi-directional algorithm is also significantly faster, because the number of the searched reversible circuits is much less than the forward search only (See table 4 ). For instance, when we synthesize a circuit with minimum length 4, we need to remember |Af(4)| = 1115774 permutations if we use forward search. But if we bi-direction search, we only need to remember |Af(2)|+|Ab(2)| = 2734 permutations. We use a simple strategy to enhance the bi-directional method such that the length or cost grows up to 2*s+t (t ≤ s). In a forward search one begins from an identity. In our enhanced bi-directional search method, we form a loop: in the forward search, we search first from the identity, then from all elements in B(1), then B(2), …, then B(t). The backward search remains unchanged. The statement in the loop is the bi-directional search. When g has not been represented, we do not need to keep the data, so the memory is not increased. 11. End while.
Theorem 1:
In the algorithm BDS, the parameter leng is the minimum length l(g), and g=h 1 *h 2 *...*h leng is the minimum length design of circuit g, where h j ∈L for j=1, 2, …, leng.
Proof: According to the algorithm BDS, g=h 1 *h 2 *...*h leng , where h j ∈L for j=1, 2, …, leng. Thus l(g)≤leng. In the following, we will prove l(g)=leng. Then the proof of the theorem finishes. 
Synthesis of Non-Reversible logic circuit or odd reversible circuit
This section shows how to realize any n-qubit nonreversible logic circuit or odd reversible circuit by using 1-qubit NOT gate, 2-qubit CNOT gate and 3-qubit Peres gate (CNP).
Lemma 1: All even n-qubit reversible circuits can be realized by CNP.
Proof:
We know that all even n-qubit reversible circuits can be realized by 1-qubit NOT gates, 2-qubit CNOT gates and 3-qubit Toffoli gates (CNT) [2] . Toffoli gate can be realized by a Peres gate cascaded with a Feynman gate. Therefore, all even n-qubit reversible circuits can be realized by CNP. € Now we deal with any logic circuit f, a non-reversible logic circuit or odd reversible circuit.
Theorem 2:
Suppose that f is a non-reversible logic circuit. There are t inputs B 1 , …, B t , s outputs P 1 , …, P s (s ≤ t). The truth table of f is M. In M there are at most r rows that are the same. Then by adding log 2 r -(t-s) (if log 2 r > (t-s), else 0) inputs with constant zero, f can be realized by CNP with log 2 r garbage outputs.
Proof: Consider the case: t = s = n, r = 2. We add one qubit for input and output, and consider a new (n+1)-qubit circuit with truth table (Table 1) : 
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is an even permutation of the rows of the input matrix. Then the (n+1)-qubit circuit is an even reversible circuit. According to Lemma 1, this circuit can be realized by CNP. Therefore, by adding a zero constant qubit, the circuit f can be realized by CNP.
Similarly the other cases can be dealt with. €
EXPERIMENTS
In this section, we present some experiments on 4-qubit synthesis by using CNP (Control-Not gate, NOT gate, and Peres gate). All experiments are running on an 850MHz Pentium® III computer.
We first introduce how many permutations will be in the library CNP (Control-Not gate, NOT gate, and Peres gate) when we use GAP. Peres gate P i,j,k : P i =B i ⊕B j B k , P j =B j ⊕B k , P m =B m , if m≠i, j. (see Fig.3 ) There are 24 connections, thus there are 24 permutations of Peres gate in our permutation library. For instance, P 2,3,4 =(9,13,11,15)(10,14,12,16). Only half of all 4-qubit reversible circuits (even reversible circuits) can be realized by CNP (which is the alternative group A 16 ). The number |A 16 | is about 1 trillion (10 13 ). In our computer, the traditional algorithm with only forward search can only go 4 steps, and only about 1 million 4-qubit reversible circuits can be realized (see Table 3 ). When using enhanced bi-directional search, we set t=2 for time balance. The algorithm can use up to 8 steps. The number of reversible circuits with the minimum length becomes much larger. Denote Bf(k)=Af(k)-Af(k-1), the set of circuits with minimum length k. From the second step, the ratio of |Bf(j+1)|/|Bf(j)|, j=1,2,3, is 33.2, 29.9, 27.1 (see Table 2 ). Therefore, before the number of the represented circuits reaches half of the all even circuit number |A 16 |, it is reasonable to assume that the ratio |Bf(j+1)|/|Bf(j)| is about 10% reduced forward. Based on this assumption, the estimation of the circuits with the minimum length represented by bi-direction method is 24*21*18*16 millions = 1.4*10 11 , about 1.4*10 5 times more than using only the forward search. Using the enhanced bi-direction search, we calculate two more steps. 1.4*10 11 *14*12 = 2.4*10 13 bigger than half of | A 16 |, which means over 50% of even 4-qubit reversible circuits can be optimally realized within the length of 10 (Table 3) ; after step 10, and the size of Bf(j) will decrease; and the maximum minimum length is less than 20. By using the enhanced bi-direction search, we present two 4-qubit reversible circuits with minimum lengths 8 and 9, respectively. Our enhanced bi-directional search (EBS) is more efficient and powerful than a single forward search (FS). Not only the number of minimum synthesized circuits that can be handled by EBS is 5*10 6 times bigger than that by FS, but also the speed of EBS is much faster than that of FS (see Table 4 ). Time is measured in seconds. 
CONCLUSION
We presented an efficient bi-direction synthesis approach to the synthesis of binary reversible circuits using CNP library. Our proposed method outperforms all the existing methods in both speed and scalability. For the first time, we are able to find exact minimal solutions to some subset of 4-variable functions. The number of circuits that can be optimally synthesized is increased over 5*10 6 times by our method comparing to standard search algorithms. The experimental results demonstrated the effectiveness of our approach. The method can be also used to invent new reversible 4-qubit gates to be next realized in quantum [13] and used in hierarchical heuristic-driven synthesis [5] .
